Repository navigation
Conversation
Add a private HPLL table for VGA, SVGA and XGA pixel clocks. Keep fractional settings separate from NPLL and VPLL. The additional modes need hardware testing.
Contributor
|
Important Draft PR not reviewedDraft PRs are not automatically reviewed by default.
To automatically review draft PRs, update your CodeRabbit configuration: reviews:
auto_review:
drafts: true
Thanks for using CodeRabbit! It's free for OSS, and your support helps us grow. If you like it, consider giving us a shout-out. Comment |
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
Follow-up to #11067 for additional standard HDMI modes.
Use a private HPLL table to keep fractional rates away from NPLL and VPLL.
Retain existing rates and the tested 31.5 MHz setting.
Calculations, patch application and the ARM64 driver build pass.
The additional modes are not hardware-tested.
Please review the PLL settings and whether a separate HPLL table is appropriate.
Hardware test results on RK3566 and RK3568 are welcome.